Digital Interface Board to Control Phase and Amplitude of Four Channels by Lux, James P. et al.
NASA Tech Briefs, December 2011 7
of a key distinguishing factor. EEMD
adds noise to the signal under study
whereas EDA mixes the signal with cali-
brated noise. It is mixing with calibrated
noise that permits the measurement of
temporal-functional variability of uncer-
tainty in the underlying process.
The RGMC permits the evaluation of
EDA by modulating the receiver gain
using an external signal. Without the
RGMC, samples of calibrated references
from radiometers form an ensemble
data set of the natural occurring fluctua-
tions within a receiver. By driving the
gain of an otherwise stable receiver with
an external signal, the conceptual
framework and generalization of the
mathematics of EDA can be tested. A se-
ries of measurements was conducted to
evaluate and characterize the perform-
ance of the RGMC. Test signals stepped
the RGMC across its dynamic range of
performance using a radiometer that
sampled four noise references; analysis
indicates that the RGMC successfully
modulated the receiver gain with an ex-
ternal signal. Calibration algorithms ap-
plied to four noise references demon-
strate the RGMC produced ensemble
data sets of the external signal. 
This work was done by Hollis Jones and
Paul Racette of Goddard Space Flight Center
and David Walker and Dazhen Gu of the
National Institute of Standards and Tech-
nology. Further information is contained in a
TSP (see page 1). GSC-16188-1
A paper discusses NEXUS, a com-
mon, next-generation avionics intercon-
nect that is transparently compatible
with wired, fiber-optic, and RF physical
layers; provides a flexible, scalable,
packet switched topology; is fault-toler-
ant with sub-microsecond detection/re-
covery latency; has scalable bandwidth
from 1 Kbps to 10 Gbps; has guaranteed
real-time determinism with sub-mi-
crosecond latency/jitter; has built-in
testability; features low power consump-
tion (< 100 mW per Gbps); is light-
weight with about a 5,000-logic-gate
footprint; and is implemented in a small
Bus Interface Unit (BIU) with reconfig-
urable back-end providing interface to
legacy subsystems. 
NEXUS enhances a commercial inter-
connect standard, Serial RapidIO, to
meet avionics interconnect require-
ments without breaking the standard.
This unified interconnect technology
can be used to meet performance,
power, size, and reliability requirements
of all ranges of equipment, sensors, and
actuators at chip-to-chip, board-to-
board, or box-to-box boundary.
Early results from in-house model-
ing activity of Serial RapidIO using Vi-
sualSim indicate that the use of a
switched, high-performance avionics
network will provide a quantum leap
in spacecraft onboard science and au-
tonomy capability for science and ex-
ploration missions.
This work was done by Yutao He, Eddy
Shalom, Savio N. Chau, Raphael R. Some,
and Gary S. Bolotin of Caltech for NASA’s Jet
Propulsion Laboratory. Further information
is contained in a TSP (see page 1). NPO-
47653
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An increasing number of parts are de-
signed with digital control interfaces, in-
cluding phase shifters and variable at-
tenuators. When designing an antenna
array in which each antenna has inde-
pendent amplitude and phase control,
the number of digital control lines that
must be set simultaneously can grow
very large. Use of a parallel interface
would require separate line drivers,
more parts, and thus additional failure
points. A convenient form of control
where single-phase shifters or attenua-
tors could be set or the whole set could
be programmed with an update rate of
100 Hz is needed to solve this problem.
A digitial interface board with a field-
programmable gate array (FPGA) can
simultaneously control an essentially ar-
bitrary number of digital control lines
with a serial command interface requir-
ing only three wires. A small set of short,
high-level commands provides a simple
programming interface for an external
controller. Parity bits are used to vali-
date the control commands. Output
timing is controlled within the FPGA to
allow for rapid update rates of the phase
shifters and attenuators.
This technology has been used to set
and monitor eight 5-bit control signals
via a serial UART (universal asynchro-
nous receiver/transmitter) interface.
The digital interface board controls
the phase and amplitude of the signals
for each element in the array. A host
computer running Agilent VEE sends
commands via serial UART connection
to a Xilinx VirtexII FPGA. The com-
mands are decoded, and either outputs
are set or telemetry data is sent back to
the host computer describing the sta-
tus and the current phase and ampli-
tude settings. 
This technology is an integral part of
a closed-loop system in which the
angle of arrival of an X-band uplink
signal is detected and the appropriate
phase shifts are applied to the Ka-band
downlink signal to electronically steer
the array back in the direction of the
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uplink signal. It will also be used in the
non-beam-steering case to compensate
for phase shift variations through
power amplifiers. The digital interface
board can be used to set four 5-bit
phase shifters and four 5-bit attenua-
tors and monitor their current set-
tings. Additionally, it is useful outside
of the closed-loop system for beam-
steering alone. 
When the VEE program is started, it
prompts the user to initialize variables
(to zero) or skip initialization. After
that, the program enters into a contin-
uous loop waiting for the telemetry pe-
riod to elapse or a button to be pushed.
A telemetry request is sent when the
telemetry period is elapsed (every five
seconds). Pushing one of the set or
reset buttons will send the appropriate
command. When a command is sent,
the interface status is returned, and the
user will be notified by a pop-up win-
dow if any error has occurred. The pro-
gram runs until the End Program but-
ton is depressed. 
This work was done by Amy E. Smith,
Brian M. Cook, Abdur R. Khan, and James
P. Lux of Caltech, for NASA’s Jet Propulsion
Laboratory. For more information, contact
iaoffice@jpl.nasa.gov.
This software is available for commer-
cial licensing. Please contact Daniel Brod-
erick of the California Institute of Technol-
ogy at danielb@caltech.edu. Refer to
NPO-42778.
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A document describes the CoNNeCT
Baseband Processor Module (BPM)
based on an updated processor, memory
technology, and field-programmable gate
arrays (FPGAs). The BPM was developed
from a requirement to provide sufficient
computing power and memory storage to
conduct experiments for a Software De-
fined Radio (SDR) to be implemented. 
The flight SDR uses the AT697 SPARC
processor with on-chip data and instruc-
tion cache. The non-volatile memory has
been increased from a 20-Mbit EEPROM
(electrically erasable programmable read
only memory) to a 4-Gbit Flash, managed
by the RTAX2000 House keeper, allowing
more programs and FPGA bit-files to be
stored. The volatile memory has been in-
creased from a 20-Mbit SRAM (static ran-
dom access memory) to a 1.25-Gbit
SDRAM (synchronous dynamic random
access memory), providing additional
memory space for more complex operat-
ing systems and programs to be executed
on the SPARC.  All memory is EDAC
(error detection and correction) pro-
tected, while the SPARC processor imple-
ments fault protection via TMR (triple
modular redundancy) architecture.
Further capability over prior BPM de-
signs includes the addition of a second
FPGA to implement features beyond the
resources of a single FPGA.  Both FPGAs
are implemented with Xilinx Virtex-II
and are interconnected by a 96-bit bus to
facilitate data exchange.  Dedicated 1.25-
Gbit SDRAMs are wired to each Xilinx
FPGA to accommodate high rate data
buffering for SDR applications as well as
independent SpaceWire interfaces.  The
RTAX2000 manages scrub and configu-
ration of each Xilinx.
This work was done by Clifford K. Ya-
mamoto, Thomas C. Jedrey, and Daniel G.
Gutrich of Caltech, and Richard L. Goodpasture
of Mantech SRS Technologies for NASA’s Jet
Propulsion Laboratory. Further information is
contained in a TSP (see page 1). NPO-47773 
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A cryogenic 160-GHz MMIC hetero-
dyne receiver module has demon-
strated a system noise temperature of
100 K or less at 166 GHz.  This module
builds upon work previously described
in “Development of a 150-GHz MMIC
Module Prototype for Large-Scale CMB
Radiation” (NPO-47664), NASA Tech
Briefs, Vol. 35, No. 8 (August 2011), p.
27. In the original module, the local os-
cillator signal was saturating the MMIC
low-noise amplifiers (LNAs) with
power. In order to suppress the local os-
cillator signal from reaching the MMIC
LNAs, the W-band (75–110 GHz) signal
had to be filtered out before reaching
140–170 GHz. A bandpass filter was de-
veloped to cover 120–170 GHz, using
microstrip parallel-coupled lines to
achieve the desired filter bandwidth,
and ensure that the unwanted W-band
local oscillator signal would be suffi-
ciently suppressed.
With the new bandpass filter, the entire
receiver can work over the 140–180-GHz
band, with a minimum system noise tem-
perature of 460 K at 166 GHz. The mod-
ule was tested cryogenically at 20 K ambi-
ent temperature, and it was found that
the receiver had a noise temperature of
100 K over an 8-GHz bandwidth. 
The receiver module now includes a
microstrip bandpass filter, which was
designed to have a 3-dB bandwidth of
approximately 120–170 GHz. The filter
was fabricated on a 3-mil-thick alumina
substrate. The filter design was based
on a W-band filter design made at JPL
and used in the QUIET (Q/U Imaging
ExperimenT) radiometer modules.
The W-band filter was scaled for a new
center frequency of 150 GHz, and the
microstrip segments were changed ac-
cordingly. Also, to decrease the band-
width of the resulting scaled design, the
center gaps between the microstrip
lines were increased (by four microme-
ters in length) compared to the gaps
near the edges. 
The use of the 150-GHz bandpass filter
has enabled the receiver module to func-
tion well at room temperature. The system
noise temperature was measured to be less
than 600 K (at room temperature) from
154 to 168 GHz. Additionally, the use of a
W-band isolator between the receiver
module and the local oscillator source also
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